Labor Microsystemtechnik
Go to file
Greek a28aab25fa * Added Zynq 7 documentation
* Updated sync processes for async reset
* Implemented simple open loop design
	- Added testbench and .do file
2020-04-01 14:12:04 +02:00
doc * Added Zynq 7 documentation 2020-04-01 14:12:04 +02:00
modelsim * Added Zynq 7 documentation 2020-04-01 14:12:04 +02:00
src * Added Zynq 7 documentation 2020-04-01 14:12:04 +02:00
syn * Initial Commit 2020-03-12 15:38:06 +01:00
.gitattributes * Initial Commit 2020-03-12 15:38:06 +01:00
.gitignore * .gitignore update 2020-03-12 20:20:35 +01:00