9ab7d79d87
- UDP Protocol * Added Synthesis Report for IPv4 Parser with different buffer sizes * Small fixes in IPv4 Handler * Added addsub Entity * Added Checksum entity * Implemented RTPS Parser - Compiles in Modelsim * Backup Version of RTPS Parser to extract and implement UDP Checksuming * Updated RTPS Package * Added VHDL comilation test file
127 lines
8.0 KiB
Plaintext
127 lines
8.0 KiB
Plaintext
---------------------------------------------------------------------------------
|
|
Start RTL Component Statistics (1 Buffer)
|
|
---------------------------------------------------------------------------------
|
|
Detailed RTL Component Info :
|
|
+---Adders :
|
|
3 Input 14 Bit Adders := 1
|
|
2 Input 14 Bit Adders := 3
|
|
2 Input 9 Bit Adders := 1
|
|
+---Registers :
|
|
400 Bit Registers := 1
|
|
88 Bit Registers := 1
|
|
32 Bit Registers := 1
|
|
14 Bit Registers := 5
|
|
9 Bit Registers := 1
|
|
4 Bit Registers := 1
|
|
1 Bit Registers := 3
|
|
+---RAMs :
|
|
512K Bit RAMs := 1
|
|
+---Muxes :
|
|
2 Input 400 Bit Muxes := 2
|
|
18 Input 400 Bit Muxes := 1
|
|
2 Input 32 Bit Muxes := 10
|
|
18 Input 32 Bit Muxes := 2
|
|
2 Input 14 Bit Muxes := 1
|
|
18 Input 14 Bit Muxes := 4
|
|
18 Input 9 Bit Muxes := 1
|
|
17 Input 5 Bit Muxes := 1
|
|
2 Input 5 Bit Muxes := 10
|
|
2 Input 2 Bit Muxes := 2
|
|
2 Input 1 Bit Muxes := 7
|
|
18 Input 1 Bit Muxes := 16
|
|
---------------------------------------------------------------------------------------------------
|
|
State | New Encoding | Previous Encoding
|
|
---------------------------------------------------------------------------------------------------
|
|
ipv4_init | 00000 | 00000
|
|
ipv4_header_1 | 00001 | 00001
|
|
ipv4_header_2 | 00010 | 00010
|
|
ipv4_header_3 | 00011 | 00011
|
|
ipv4_header_4 | 00100 | 00100
|
|
ipv4_header_5 | 00101 | 00101
|
|
skip_header | 00110 | 01111
|
|
ipv4_fragment_pre | 00111 | 01000
|
|
ipv4_fragment | 01000 | 01001
|
|
ipv4_fragment_post | 01001 | 01010
|
|
ipv4_buffer_src | 01010 | 01011
|
|
ipv4_buffer_dest | 01011 | 01100
|
|
ipv4_buffer_length | 01100 | 01101
|
|
ipv4_buffer_payload | 01101 | 01110
|
|
skip_packet | 01110 | 10000
|
|
iSTATE | 01111 | 11111
|
|
ipv4_payload_length | 10000 | 00110
|
|
ipv4_payload | 10001 | 00111
|
|
---------------------------------------------------------------------------------------------------
|
|
|
|
---------------------------------------------------------------------------------
|
|
Start RTL Component Statistics (0 Buffer)
|
|
---------------------------------------------------------------------------------
|
|
Detailed RTL Component Info :
|
|
+---Adders :
|
|
2 Input 14 Bit Adders := 3
|
|
3 Input 14 Bit Adders := 1
|
|
2 Input 9 Bit Adders := 1
|
|
+---Registers :
|
|
400 Bit Registers := 1
|
|
88 Bit Registers := 1
|
|
14 Bit Registers := 5
|
|
9 Bit Registers := 1
|
|
4 Bit Registers := 1
|
|
1 Bit Registers := 2
|
|
+---Muxes :
|
|
2 Input 400 Bit Muxes := 2
|
|
2 Input 32 Bit Muxes := 7
|
|
12 Input 32 Bit Muxes := 1
|
|
2 Input 14 Bit Muxes := 1
|
|
11 Input 4 Bit Muxes := 1
|
|
2 Input 4 Bit Muxes := 7
|
|
2 Input 1 Bit Muxes := 4
|
|
12 Input 1 Bit Muxes := 7
|
|
---------------------------------------------------------------------------------------------------
|
|
State | New Encoding | Previous Encoding
|
|
---------------------------------------------------------------------------------------------------
|
|
ipv4_init | 0000 | 00000
|
|
ipv4_header_1 | 0001 | 00001
|
|
ipv4_header_2 | 0010 | 00010
|
|
ipv4_header_3 | 0011 | 00011
|
|
ipv4_header_4 | 0100 | 00100
|
|
ipv4_header_5 | 0101 | 00101
|
|
skip_header | 0110 | 01111
|
|
ipv4_fragment_pre | 0111 | 01000
|
|
ipv4_payload_length | 1000 | 00110
|
|
ipv4_payload | 1001 | 00111
|
|
skip_packet | 1010 | 10000
|
|
iSTATE | 1011 | 11111
|
|
---------------------------------------------------------------------------------------------------
|
|
|
|
---------------------------------------------------------------------------------
|
|
Start RTL Component Statistics (No Frag)
|
|
---------------------------------------------------------------------------------
|
|
Detailed RTL Component Info :
|
|
+---Adders :
|
|
2 Input 14 Bit Adders := 1
|
|
3 Input 14 Bit Adders := 1
|
|
+---Registers :
|
|
14 Bit Registers := 1
|
|
4 Bit Registers := 1
|
|
+---Muxes :
|
|
2 Input 32 Bit Muxes := 3
|
|
11 Input 32 Bit Muxes := 1
|
|
10 Input 4 Bit Muxes := 1
|
|
2 Input 4 Bit Muxes := 5
|
|
2 Input 1 Bit Muxes := 1
|
|
11 Input 1 Bit Muxes := 6
|
|
---------------------------------------------------------------------------------------------------
|
|
State | New Encoding | Previous Encoding
|
|
---------------------------------------------------------------------------------------------------
|
|
ipv4_init | 0000 | 0000
|
|
ipv4_header_1 | 0001 | 0001
|
|
ipv4_header_2 | 0010 | 0010
|
|
ipv4_header_3 | 0011 | 0011
|
|
ipv4_header_4 | 0100 | 0100
|
|
ipv4_header_5 | 0101 | 0101
|
|
skip_header | 0110 | 1000
|
|
ipv4_payload_length | 0111 | 0110
|
|
ipv4_payload | 1000 | 0111
|
|
skip_packet | 1001 | 1001
|
|
iSTATE | 1010 | 1111
|
|
--------------------------------------------------------------------------------------------------- |