Commit Graph

1 Commits

Author SHA1 Message Date
Greek
6e20b8958d Add VHDL configuration for single_port_ram and FWFT_FIFO
Allow single_port_ram and FWFT_FIFO to have Altera specific
architectures.
2021-12-09 19:43:56 +01:00