greek64/rtps-fpga
2
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity
275 Commits 3 Branches 0 Tags 124 MiB
VHDL 91.6%
Stata 6.9%
C 0.5%
C++ 0.4%
Verilog 0.4%
Other 0.1%
c667c6ed5e
Go to file
John Daktylidis c667c6ed5e Add ROS Level 2 RTT Test 
A new Level 2 ROS test is defined, that is similar to the DDS loopback test
and can be used to measure the round trip time between a server and a client.
L2_Testbench_ROS_Lib6 is the server implementation, while L2_Testbench_ROS_Lib7
is the client implementation.
A custom (ROS) type is also defined (Type1).
Read the comments in L2_ROS_Loopback_test1 for implementation details.
2023-07-27 13:23:46 +02:00
doc Documentation & Code Refactoring 2023-06-17 10:48:11 +02:00
sim Add ROS Level 2 RTT Test 2023-07-27 13:23:46 +02:00
src Add ROS Level 2 RTT Test 2023-07-27 13:23:46 +02:00
syn Add GHRD Quartus Project 2023-07-23 14:12:50 +02:00
.gitattributes * Added DDS/RTPS Documentation 2020-05-10 19:31:49 +02:00
.gitignore Add GHRD Quartus Project 2023-07-23 14:12:50 +02:00
.gitmodules * Added OSVVM Library as Submodule 2020-11-15 20:34:39 +01:00
READ.txt Documentation & Code Refactoring 2023-06-17 10:48:11 +02:00
ros_action_Fibonacci_with_feedback2.rpt Convert rtps_writer to Vector Endpoint 2022-04-05 17:18:07 +02:00
ros_action_Fibonacci_with_feedback3.rpt Convert rtps_writer to Vector Endpoint 2022-04-05 17:18:07 +02:00
ros_action_Fibonacci_with_feedback4.rpt Convert rtps_reader to Vector Endpoint 2022-04-05 17:20:22 +02:00
ros_action_Fibonacci_with_feedback5.rpt Convert dds_writer to Vector Endpoint 2022-04-10 11:04:02 +02:00
ros_action_Fibonacci_with_feedback6.rpt TIMING CLOSURE: Split main FSM in dds_reader 2022-04-14 14:27:09 +02:00
ros_action_Fibonacci_with_feedback.rpt Add/Modify synthesis entities to synthesize Fibonacci_ros_action_server 2022-03-13 12:43:12 +01:00
ros_action_Fibonacci_with_feedback.txt TIMING CLOSURE: Split main FSM in dds_reader 2022-04-14 14:27:09 +02:00
ros_action_Fibonacci_without_feedback.rpt Add/Modify synthesis entities to synthesize Fibonacci_ros_action_server 2022-03-13 12:43:12 +01:00
VHDL-2008.txt Code Refactor 2021-05-15 20:39:56 +02:00