greek64/labor-mst
1
0
Fork 0
Code Issues Releases Activity

* Update diagram (No transparency)

Browse Source 
* Fix Markdown table
This commit is contained in:
Greek 2020-04-29 23:53:49 +02:00
parent 922c7cdb83
commit c638cb7191
2 changed files with 3 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
Readme.md
View File

@ -29,6 +29,8 @@
# Board Mapping
Zedboard Pin | Description
--------------------------------|---------------
JC1 PMOD Connector (Upper Row) | PMOD-AD1 Board
JD1 PMOD Connector (Upper Row) | PMOD-DA3 Board
JA1 PMOD JA1 Pin | Optional External Clock [NOTE: Clk has to be connected in VHDl and PLL has to be reconfigured accordingly]
@ -100,18 +102,3 @@ Currently the FPGA logic sends every second the max values of the both ADC chann
The `read_debug.c` C program can be used to read the debug values. Since the program enters an endless loop, a signal handler has beeen implemented and the program can be safely terminated with `CTRL-C` and co.
e.g. `./read_debug /dev/xillybus_debug`

BIN
feedback.png
View File

Binary file not shown.
Side by Side Swipe Overlay

Before

Width:  |  Height:  |  Size: 8.5 KiB

After

Width:  |  Height:  |  Size: 8.9 KiB