Commit Graph

5 Commits

Author SHA1 Message Date
5e7ea79887 Convert dds_writer to Vector Endpoint 2022-04-10 11:04:02 +02:00
Greek
e0280ea490 Define RTPS/DDS Configuration in record type 2022-01-16 16:16:58 +01:00
Greek
f13d28d811 Add/Modify synthesis entities to synthesize test_loopback 2021-12-09 23:32:08 +01:00
5d9acb6f41 Add directive to allow QSYS Compilation
QSYS does not allow to change the VHDL version of processed files.
All respective files have to have a comment directive forcing the VHDL version.
2021-12-09 19:44:38 +01:00
Greek
b47d409f13 Make codebase Quartus synthesizable
Remove non-Quartus-supported VHDL 2008 features.
Remove inferred Latches.
Add test Entities to see resulting hw synthesis of various code
segments.
2021-12-07 13:05:24 +01:00