rtps-fpga/syn
John Daktylidis 4c51a3944a Add UDP loopback in De10-Nano GHRD Project and generate output files
The UDP loopback just reads from the input FIFO, reverses src and destination
addresses, and writes back to the output FIFO.
This can be used to measure the throughput of the HPS-FPGA communication
2023-07-29 12:23:06 +02:00
..
DE10_NANO_SoC_GHRD Add UDP loopback in De10-Nano GHRD Project and generate output files 2023-07-29 12:23:06 +02:00
DE10-Nano Add UDP loopback in De10-Nano GHRD Project and generate output files 2023-07-29 12:23:06 +02:00
Zedboard * Update .gitignore 2020-11-02 14:39:27 +01:00
.gitignore Add GHRD Quartus Project 2023-07-23 14:12:50 +02:00
dds_reader_syn.vhd TIMING CLOSURE: Split main FSM in dds_reader 2022-04-14 14:27:09 +02:00
dds_writer_syn.vhd Convert dds_writer to Vector Endpoint 2022-04-10 11:04:02 +02:00
loopback.vhd Add UDP loopback in De10-Nano GHRD Project and generate output files 2023-07-29 12:23:06 +02:00
rtps_reader_syn.vhd code refactoring 2022-04-05 17:20:32 +02:00
rtps_writer_syn.vhd code refactoring 2022-04-05 17:20:32 +02:00
syn_config.vhd Add MAX_PAYLOAD_SIZE to Endpoint Config Record 2022-01-25 17:58:14 +01:00
syn_ros_action_config.vhd Add/Modify synthesis entities to synthesize Fibonacci_ros_action_server 2022-03-13 12:43:12 +01:00
syn_ros_rtt_config.vhd Add ROS RTT in DE10-Nano GHRD Project and generate output files 2023-07-28 23:52:18 +02:00
syn_ros_service_config.vhd Add ROS Action glue logic 2022-03-08 14:03:39 +01:00
test2.vhd Add directive to allow QSYS Compilation 2021-12-09 19:44:38 +01:00
test3.vhd Add directive to allow QSYS Compilation 2021-12-09 19:44:38 +01:00
test4.vhd Add directive to allow QSYS Compilation 2021-12-09 19:44:38 +01:00
test5.vhd Add directive to allow QSYS Compilation 2021-12-09 19:44:38 +01:00
test6.vhd Add synthesis Test6 2021-12-09 23:32:18 +01:00
test7.vhd Add multipier implementation 2022-03-09 15:36:32 +01:00
test_fpga.vhd Add/Modify synthesis entities to synthesize test_loopback 2021-12-09 23:32:08 +01:00
test_package.vhd Add synthesis Test6 2021-12-09 23:32:18 +01:00
test_top.vhd Add UDP loopback in De10-Nano GHRD Project and generate output files 2023-07-29 12:23:06 +02:00
test.vhd Add directive to allow QSYS Compilation 2021-12-09 19:44:38 +01:00